Teledyne-lecroy QPHY-DDR3 Manual de usuario Pagina 15

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 44
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 14
QPHY-DDR3 Software Option
917717 Rev C 15
WRITE Burst Operation
During a READ or WRITE command, DDR3 supports BC4 and BL8 on the fly using address A12 during
the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).
A12 = 0, BC4 (BC4 = burst chop, tCCD = 4).
A12 = 1, BL8.
A12 is used only for burst length control, not as a column address.
Figure 7. Write Timing Definition and Parameters [JESD79-3D Figure 43]
Vista de pagina 14
1 2 ... 10 11 12 13 14 15 16 17 18 19 20 ... 43 44

Comentarios a estos manuales

Sin comentarios